DESIGN AND IMPLEMENTATION OF MODIFIED CLOCK GENERATION
نویسندگان
چکیده
منابع مشابه
High Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملDesign, Implementation and Comparison of FFT Analysis of efficient Digital PLLs for clock generation using 50nm SPICE models for CMOS
The most versatile application for digital phase locked loops is for clock generation and clock recovery in any complex computer architecture like a microprocessor or microcontroller, network processors. Digital Phase locked loops are commonly used to generate timing on chip clocks in high performance mixed signal analog and digital systems. Most of the systems employ digital PLL mainly for syn...
متن کاملDesign and Implementation of Modified Sequential Parallel RNS Forward Converters
The Residue Number System (RNS) is suitable for DSP architectures because of its ability to perform fast carry-free arithmetic. However, this advantage is over-shadowed by the complexity involved in the conversion of numbers between binary to RNS representations and have prevented the widespread use of RNS. Converting a number from a binary representation to its RNS equivalent is known as forwa...
متن کاملDesign and Implementation of Modified Fuzzy based CPU Scheduling Algorithm
CPU Scheduling is the base of multiprogramming. Scheduling is a process which decides order of task from a set of multiple tasks that are ready to execute. There are number of CPU scheduling algorithms available, but it is very difficult task to decide which one is better. This paper discusses the design and implementation of modified fuzzy based CPU scheduling algorithm. This paper present a n...
متن کاملDesign and Implementation of FPGA-Based Modified BKNN Classifier
Artificial Neural Network (ANN) is an important tool for Pattern Recognition in Artificial Intelligence field. In this paper, we presented a hardware implementation of ANN based on modification of Boolean k-nearest neighbor (BKNN) classifier proposed by Gazula and Kabuka. BKNN is a kind of supervised classifier using Boolean Neural Network, which has binary inputs and outputs, integer weights, ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Research in Engineering and Technology
سال: 2016
ISSN: 2321-7308,2319-1163
DOI: 10.15623/ijret.2016.0508010